Regviz

Espressif Systems /ESP32-S2 /I2S0 /CLKM_CONF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CLKM_CONF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2/I2S0/CLKM_CONF#0x0

31282724232019161512118743000000000000000000000000000000000000000000CLKM_DIV_NUM0CLKM_DIV_B0CLKM_DIV_A0 (CLK_EN)CLK_EN0CLK_SEL

Description

I2S module clock configuration register

Fields

CLKM_DIV_NUM

Integral I2S clock divider value.
CLKM_DIV_B

Fractional clock divider numerator value.
CLKM_DIV_A

Fractional clock divider denominator value.
CLK_EN

Set this bit to enable clock gate.
CLK_SEL

Set this bit to select I2S module clock source. 0: No clock. 1: APLL_CLK. 2: PLL_160M_CLK. 3: No clock.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data